Microsemi

  • Products
    • Design Resources
    • FPGAs
    • SoC FPGAs
    • Rad-Tolerant FPGAs
    • Antifuse FPGAs
    • Technology Solutions
  • Applications
    • Alternative Energy
    • Commercial Aviation
    • Communications
    • Defense
    • Embedded Systems
    • Industrial
    • Medical
    • Motor Control
    • Power Solutions
    • Security
    • Space
  • Design Support
    • FPGA & SoC Design
    • Custom Design Services
    • Technical Support
    • Application Notes
    • Packaging Information
    • Product Brochures
    • Quality
  • Ordering
    • Available Stock
    • RFQ/Samples
    • Sales Contacts
  • Company
    • About Us
    • Corporate Contacts
    • Press
    • Quality
    • Acquisitions
    • Careers
    • Investors
    • Events
  • SoC Design Resources
    • Libero SoC
    • Libero IDE
    • Licensing
    • Design Software
    • Dev Kits
    • Programming & Debug
    • IP Cores
    • Partners
    • Power Calculators
    • BSDL Models
    • IBIS Models
  • SoC Support
    • SoC Technical Support
    • My Cases
    • Knowledge Base
    • Webcasts
    • Training
    • Customer Notifications
  • Home
  • Website Migration
  • SoC Customer Portal
  • My Cases
  • Licensing
  • IP Search
  • Knowledge Base Search
  • Downloads
  • Website Migration
  • SoC Customer Portal
  • My Cases
  • Licensing
  • IP Search
  • Knowledge Base Search
  • Home
  • » IP Search

CompanionCore IP Module - Alma LJPEG-D

The LJPEG-D core implements a Lossless JPEG (LJPEG) decoder in a compact, high-performance, stand-alone package ideal for applications where bit-by-bit accurate repro-duction of an image is essential

The LJPEG-D decodes images that conform to the spatial (sequential) lossless encoding mode (SOF3) of the ISO/IEC 10918-1 standard (CCITT T.81 recommendation). Rather than the Discrete Cosine Transform (DCT) functions used for lossy JPEG compression - which can introduce round-off errors - the lossless part of the standard employs a reversible predictor function. The LJPEG-D core can thus decode images with no information loss, and requires a smaller physical implementation than what necessary for lossy JPEG image decoding

More information on Alma LJPEG-D can be found on : https://www.alma-technologies.com/ip-core.LJPEG-D

Key Features:

  • Conforms to the spatial (sequential) lossless encoding mode (SOF3)of the ISO/IEC 10918-1 standard (CCITT T.81 recommendation)
  • ISO/IEC 10918-1 JPEG stream input
  • Decoded pixel samples output
  • Self programmable through the standard JPEG markers
  • Compact, high performance architecture
  • Robust and simple to use

Supported Devices:

  • SmartFusion2
  • IGLOO2
  • IGLOO/e
  • ProASIC3/e
  • ProASIC3L
  • ProASICPLUS
  • Fusion
  • Axcelerator
  • RTAX-S/SL
  • RTAX-DSP
  • RT ProASIC3
To obtain more information or to obtain the core, please contact Alma Technologies.

  • Products
  • Applications
  • Design Support
  • Company
  • Careers
  • Investors
  • Survey
  • Privacy Policy
  • Terms & Conditions

Copyright © Microsemi Corporation. All rights reserved. The Microsemi logo is a registered trademark of Microsemi Corporation.