Microsemi

  • Products
    • Design Resources
    • FPGAs
    • SoC FPGAs
    • Rad-Tolerant FPGAs
    • Antifuse FPGAs
    • Technology Solutions
  • Applications
    • Alternative Energy
    • Commercial Aviation
    • Communications
    • Defense
    • Embedded Systems
    • Industrial
    • Medical
    • Motor Control
    • Power Solutions
    • Security
    • Space
  • Design Support
    • FPGA & SoC Design
    • Custom Design Services
    • Technical Support
    • Application Notes
    • Packaging Information
    • Product Brochures
    • Quality
  • Ordering
    • Available Stock
    • RFQ/Samples
    • Sales Contacts
  • Company
    • About Us
    • Corporate Contacts
    • Press
    • Quality
    • Acquisitions
    • Careers
    • Investors
    • Events
  • SoC Design Resources
    • Libero SoC
    • Libero IDE
    • Licensing
    • Design Software
    • Dev Kits
    • Programming & Debug
    • IP Cores
    • Partners
    • Power Calculators
    • BSDL Models
    • IBIS Models
  • SoC Support
    • SoC Technical Support
    • My Cases
    • Knowledge Base
    • Webcasts
    • Training
    • Customer Notifications
  • Home
  • Website Migration
  • SoC Customer Portal
  • My Cases
  • Licensing
  • IP Search
  • Knowledge Base Search
  • Downloads
  • Website Migration
  • SoC Customer Portal
  • My Cases
  • Licensing
  • IP Search
  • Knowledge Base Search
  • Home
  • » IP Search

DirectCore IP Module - CoreJESD204BRX

CoreJESD204BRX is the receiver conforming to the JEDEC JESD204B standard. This specification describes a high speed serial interface for data converters. This IP core supports 2 default data rates, 1.25 Gbps and 2.5 Gbps per lane. This means 10Gbps can be achieved across the 4 lanes of the CoreJESD204BRx for most configurations. The Core can be reconfigured through the APB interface to allow EPCS mode to achieve a higher data rates.

Features:

  • Designed to JEDEC JESD204B specification
  • Enables interfacing of JESD204B compliant DAC convertors with SmartFusion2
  • Supports 1, 2, 4, or 8 lanes
  • Supports Subclasses 0, 1 and 2
  • Sync~ signal encoding
  • Performs word alignment
  • Performs 8B/10B decoding
  • Recovers link configuration parameters
  • Performs lane alignment buffering, monitoring and correction
  • Performs user-enabled frame alignment, monitoring and correction
  • Performs octet reconstruction
  • Performs user-enabled descrambling
  • Error detection
  • Supports data width of 16, 32, or 64 bits
  • Supported Devices:

    • PolarFire
    • RTG4
    • SmartFusion2
    • IGLOO2

    Resources

    • Handbook
    • Release Note
    • Products
    • Applications
    • Design Support
    • Company
    • Careers
    • Investors
    • Survey
    • Privacy Policy
    • Terms & Conditions

    Copyright © Microsemi Corporation. All rights reserved. The Microsemi logo is a registered trademark of Microsemi Corporation.