Microsemi

  • Products
    • Design Resources
    • FPGAs
    • SoC FPGAs
    • Rad-Tolerant FPGAs
    • Antifuse FPGAs
    • Technology Solutions
  • Applications
    • Alternative Energy
    • Commercial Aviation
    • Communications
    • Defense
    • Embedded Systems
    • Industrial
    • Medical
    • Motor Control
    • Power Solutions
    • Security
    • Space
  • Design Support
    • FPGA & SoC Design
    • Custom Design Services
    • Technical Support
    • Application Notes
    • Packaging Information
    • Product Brochures
    • Quality
  • Ordering
    • Available Stock
    • RFQ/Samples
    • Sales Contacts
  • Company
    • About Us
    • Corporate Contacts
    • Press
    • Quality
    • Acquisitions
    • Careers
    • Investors
    • Events
  • SoC Design Resources
    • Libero SoC
    • Libero IDE
    • Licensing
    • Design Software
    • Dev Kits
    • Programming & Debug
    • IP Cores
    • Partners
    • Power Calculators
    • BSDL Models
    • IBIS Models
  • SoC Support
    • SoC Technical Support
    • My Cases
    • Knowledge Base
    • Webcasts
    • Training
    • Customer Notifications
  • Home
  • Website Migration
  • SoC Customer Portal
  • My Cases
  • Licensing
  • IP Search
  • Knowledge Base Search
  • Downloads
  • Website Migration
  • SoC Customer Portal
  • My Cases
  • Licensing
  • IP Search
  • Knowledge Base Search
  • Home
  • » IP Search

CompanionCore IP Module - SD/SDIO/MMC Controller

iW-SD/SDIO/MMC Controller interfaces SD / MMC / SDIO card to any processor with a generic interface. The interface towards the SD card is realized by the SD protocol implemented in the controller. The main blocks in the controller are CPU interface, command path state machine, command transmitter/ receiver, data path state machine, data transmit/receive and clock logic.

To obtain more information or to obtain this core, please contact iWave Systems Technologies.

Key Features:

  • Compliant with the specification versions of SD 2.0, SDIO 2.0 and MMC 4.2
  • 1-bit / 4-bit / SPI modes of SD, MMC and SDIO
  • Generic memory mapped, asynchronous 8 - bit CPU interface working at 50MHz
  • The maximum block length of 4096 bytes
  • One data Transmit FIFO with 8 - bit width and 128 depths
  • One data Receive FIFO with 8 - bit width and 128 depths
  • SDIO Interrupts, Suspend / Resume Operation and SDIO Read Wait Operation
  • Buffers to store the response received
  • Command buffers to store command index and argument
  • Timeout monitoring for response and data operation
  • Maskable interrupts to processor on controller status
  • Supports various clock frequencies required for SD/MMC/SDIO operations like 200 KHz, 20 MHz, 25 MHz and 50 MHz
  • CRC generation / checking for both command and data transactions
  • Card Detection / Removal monitoring for SD, SDIO and MMC
  • Using the SD/SDIO/MMC communication protocol, one SDIO or SD or MMC card is supported

Resources

  • Datasheet
  • Products
  • Applications
  • Design Support
  • Company
  • Careers
  • Investors
  • Survey
  • Privacy Policy
  • Terms & Conditions

Copyright © Microsemi Corporation. All rights reserved. The Microsemi logo is a registered trademark of Microsemi Corporation.